

JAN 02 2003
PATENT & TRADEMARK OFFICE



Docket No.: 210067US2

ASSISTANT COMMISSIONER FOR PATENTS
WASHINGTON, D.C. 20231

RE: Application Serial No.: 09/883,959

Applicants: Hidemasa ZAMA, et al.

Filing Date: June 20, 2001

For: SEMICONDUCTOR INTEGRATED CIRCUIT,
LOGIC OPERATION CIRCUIT, AND FLIP FLOP

Group Art Unit: 2819

Examiner: TAN, V.

SIR:

Attached hereto for filing are the following papers:

NOTICE OF APPEAL

REQUEST FOR EXTENSION OF TIME FOR 2ND AND 3RD MONTHS

Our check in the amount of **\$1,140.00** is attached covering any required fees. In the event any variance exists between the amount enclosed and the Patent Office charges for filing the above-noted documents, including any fees required under 37 C.F.R. 1.136 for any necessary Extension of Time to make the filing of the attached documents timely, please charge or credit the difference to our Deposit Account No. 15-0030. Further, if these papers are not considered timely filed, then a petition is hereby made under 37 C.F.R. 1.136 for the necessary extension of time. A duplicate copy of this sheet is enclosed.

Respectfully submitted,

OBLON, SPIVAK, McCLELLAND,
MAIER & NEUSTADT, P.C.

W. Todd Baker

Gregory J. Maier

Registration No. 25,599



22850

(703) 413-3000 (phone)
(703) 413-2220 (fax)
I:\ATTY\WTB\210067US\SH T PTO 30 DEC 02.DOC

W. Todd Baker
Registration No. 45,265

RECEIVED
JAN 7 2003
1C 2800 MAIL ROOM